
duty_cycle[7:0]
rst
clk
counter0_i
I1
I0[7:0]
+
O[7:0]
RTL_ADD
counter_reg[7:0]
RST
C
D
Q
RTL_REG_SYNC
pwm_out0_i
I0[7:0]
I1[7:0]
<
O
RTL_LT
pwm_out_i
S=1'b1
I0
S=default
I1
O
S
RTL_MUX
pwm_out